# **§C∣3-AiaAb**n Ø∎A6981



Advanced Information

The QMA6981 is a single chip three-axis accelerometer. This surface-mount, small sized chip has an integrated acceleration transducer with signal conditioning ASIC, sensing tilt, motion, shock and vibration. It is targeted for applications such as screen rotation, step counting, sleep quality, gaming and personal navigation in mobile and wearable smart devices.

The QMA6981 is based on our state-of-the-art, high resolution single crystal silicon MEMS technology. Along with custom-designed 10-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, and offset trimming. The I<sup>2</sup>C serial bus allows for easy interface.



The QMA6981 is in a 2mmx2mmx0.95mm surface mount 12-pin land grid array (LGA) package.

### FEABS

3-Axis Accelerometer in a  $2x2x0.95 \text{ mm}^3$ Land Grid Array Package (LGA), guaranteed to operate over a temperature range of -40 °C to +85 °C.

10-Bit ADC with low noise accelerometer sensor

 ${\rm I}^2{\rm C}$  Interface with Standard and Fast modes.

**Built-In Self-Test** 

Wide range operation voltage (2.4V To 3.6V) and low power consumption (27-50 PA low power conversion current)

Integrated FIFO with a depth of 32 frames RoHS compliant , halogen-free

Built-in motion algorithm

### BENEFIT

Small size for highly integrated products. Signals have been digitized and factory trimmed.

High resolution allows for motion and tilt sensing

High-Speed Interfaces for fast data communications.

Enables low-cost functionality test after assembly in production

Automatically maintains sensor's sensitivity under wide operation voltage range and compatible with battery powered applications

High Data-Read rate

Environmental protection and wide applications

Low power and easy applications including step counting, sleep quality, gaming and personal navigation




## CONENS

COI	NTENTS		2
	INTERNA	AL SCHEMATIC DIAGRAM	3
	1.1	Internal Schematic Diagram	
2	SPECIFIC	CATIONS AND I/O CHARACTERISTICS	
	2.1	Product Specifications	4
	2.2	Absolute Maximum Ratings	
	2.3	I/O Characteristics	5
3	PACKAC	E PIN CONFIGURATIONS	5
	3.1	Package 3-D View	5
	3.2	Package Outlines	6
4	EXTERN	AL CONNECTION	9
	4.1	Dual Supply Connection	9
	4.2	Single Supply connection	9
5	BASIC D	EVICE OPERATION	10
	5.1 A	cceleration Sensors	10
	5.2	Power Management	10
	5.3	Power On/Off Time	
	5.4	Communication Bus Interface I <sup>2</sup> C and Its Addresses	.11
6	MODES	OF OPERATION	12
	6.1	Modes Transition	12
	6.2	Description of Modes	.13
7	Functions	and interrupts	.14
	7.1	POL_INT	.14
	7.2	FOB_INT	
	7.3	STEP/STEP_QUIT INT	15
	7.4	TAP_INT	.16
	7.5	LOW-G_INT	18
	7.6	HIGH-G_INT	
	7.7	DRDY_INT	18
	7.8	FIFO_INT	
	7.9	Interrupt configuration	
8	I <sup>2</sup> C COM	MUNICATION PROTOCOL	
	8.1	I <sup>2</sup> C Timings	
	8.2	I <sup>2</sup> C R/W Operation	
9	REGISTE	RS	
	9.1	Register Map	
	9.2	Register Definition	25



### INTERIAL SHEMATC DIAGRM

### 1.1 1**660** ign





## 2 BECIFICATIONSAND I/O CHARCERICS

### 2.1 Pt

#### 82. §€\* 8814425°C c8.0 \ØD (446)γ


Pten	Ctal	M'n	<b>A</b>	Ma	b
Supply voltage VDD	VDD, for internal blocks	2.4	3.3	3.6	V
I/O voltage VDDIO	VDDIO, for IO only	1.7		VDD	V
Standby current	VDD and VDDIO on		2		μA
Low power current	BW=500 Hz, ODR=1 Hz		27		μA
Low power current	BW=500 Hz, ODR=10 Hz		29		μA
Low power current	BW=500 Hz, ODR=20 Hz		31		μA
Low power current	BW=500 Hz, ODR=40 Hz		37		μA
Low power current	BW=500 Hz, ODR=100 Hz		50		μA
Full run current	All blocks on, device in run state		220	300	μA
Sleep current	For analog, AFE is off, BG, Transducer and oscillator are on or in low power mode For digital, only counter and FSM are on		55		μΑ
Deep sleep current	For analog, only BG and oscillator are on For digital, only counter and FSM are on		26		μA
BW	Programmable bandwidth		3.9~500		Hz
Data output rate (ODR)	4*BW (ODRH=1)		15.6~2000		Samples /sec
Conversion time	in full speed From the time when VDD reaches to		1/(4*BW)		ms

Startup time

٩٨		QMA698 Datashee			Rev:	С
Pten	Citi		M'n	 Ma	b	

Pén	Cta	M'n	Ţ	Ma	bl
Cross Axis Sensitivity			1		%





#### Fig2. Pb∰ø/

#### b5. PiCbg

PIN	PIN	I/O	Per	<b>P</b> E	Fb
No	NAME		ß		
1	AD0		VDDIO	CMOS	LSB of I <sup>2</sup> C address
2	SDA	10	VDDIO	CMOS	Serial data for I <sup>2</sup> C
3	VDDIO		VDDIO	Power	Power supply to digital interface
4	RESV0	Ι	VDDIO	CMOS	Reserved. Float or connect to GND
5	INT1	0	VDDIO	CMOS	Interrupt 1
6	INT2	0	VDDIO	CMOS	Interrupt 2
7	VDD		VDD	Power	Power supply to internal block
8	GNDIO		GND	Power	Ground to digital interface
9	GND		GND	Power	Ground to internal block
10	RESV1	10	VDDIO	CMOS	Reserved
11	RESV2	10	VDDIO	CMOS	Reserved
12	SCL	1	VDDIO	CMOS	Serial clock for I <sup>2</sup> C

### 3.2 P**gOta**


#### 3.2.1 P

LGA (Land Grid Array)

#### 3.2.2 PlgOtDiay


2.0mm (Length)\*2.0mm (Width)\*0.95mm (Height)






**OP NEW** 





SDE NEW



The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	7 / 34
--	--------



SYMBOL	[	DIMENSIOI (MM)	N	C	MENSIOI (inch)	И
0111002	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0,90	0.95	1.00	0.035	0.037	0.039
С	0.16	0.20	0.24	0.006	0.008	0.009
d.	0.20	0.25	0.30	0.008	0.010	0.012
D	1.95	2.00	2.05	0.077	0.079	0.081
D1		1.80 BSC	2	0.071 BSC		
E	1.95	2.00	2.05	0.077	0.079	0.081
E1	1.80 BSC			C	.071 BS	С
L	0.225 0.275 0.325		0.010	0.012	0.014	

### Figs. PigOtiDigy

#### 3.2.3



### Fig4. MityFan


My	Dp	Ctin
Line 1	Product Name	"6981" stand for QMA6981
Line 2	Y: the last digital of year	Lot code: 3 alphanumeric digits, variable to generate mass
	CCC: lot code	production trace-code
Line3	P: Part number	P: 1 alphanumeric digit, variable to identify part number
	S: Sub-con ID	S: 1 alphanumeric digit, variable identify sub-con
	Pin 1 identifier	

The information contained herein is the exclusive property of QST, and shall not be distributed,	8 / 34
reproduced, or disclosed in whole or in part without prior written permission of QST.	0/34




### 4 EKRAL CONNECTON

### 4.1 DBCb



#### 4.2

**B** 





#### BASC DENCE OPERION 5

#### 5.1 ALS

The QMA6981 acceleration sensor circuit consists of tri-axial sensors and application specific support circuits to measure the acceleration of device. When a DC power supply is applied to the sensor, the sensor converts any accelerating incident in the sensitive axis directions to charge output.

#### 5.2 Pel/gn

Device has two power supply pins. VDD is the main power supply for all of the internal blocks, including analog and digital. VDDIO is a separate power supply, for digital interface only.

The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly. To make sure the POR block functions well, we should have such constrains on the timing of VDD and VDDIO.

The device should turn-on both power pins in order to operate properly. When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commends.

Table 6 provides references for four power states.

6



Pten	j\$n	СЫ	M'n	Ţ	Ma	b
POR	PORT	Time Period After VDD and			250	μs
Completion		VDDIO at Operating Voltage to				
Time		Ready for I <sup>2</sup> C Commend and				
		Analogy Measurement.				
Power off	SDV	Voltage that Device Considers			•	•


Voltage



### 6 MODESOF OPERION

#### 6.1 Me

QMA6981 has two different operational modes, controlled by register (0x11), MODE\_BIT. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through I<sup>2</sup>C commands. The default mode after power-on is standby mode.




#### Fig8. Bielstiepen

The default mode after power on is standby mode. Through  $I^2C$  instruction, device can switch between standby mode and active mode. With SOFTRESET by writing 0xB6 into register 0x36, all of the registers will get default values. SOFTRESET can be done both in active mode and in standby mode. Also, by writing 1 in NVM\_LOAD (0x33<3>) when device is in active mode, the NVM related image registers will get default value from NVM, however, other registers will keep the values of their own.

The information contained herein is the exclusive property of QST, and shall not be distributed,	12/34
reproduced, or disclosed in whole or in part without prior written permission of QST.	12/34







#### 6.2 D (6) Me

#### 6.2.1 AtMd

In active mode, there are two states, run state, and sleep state.

#### 6.2.1.1 🐻

In sleep state, whole signal chain is off, including analog and digital signal conditioning, and the rest blocks are on.

#### 6.2.1.2 👪

In run state, the ADC digitizes the charge signals from transducer, and digital signal processor conditions these signals in digital domain, processes the interrupts, and send data to FIFO (accessible through register 0x3F) and Data registers (0x01~0x06). After the signal conditioning, the signal chain will be off and device enters back into sleep state, leaves timer and FSM on. Also in sleep state, reference and power blocks are on.

This mode can also be called as power cycling. The power cycling duty is configurable through state registers SLEEP\_DUR (0x11<3:0>). Device can enter into active mode by setting MODE\_BIT (0x11<7>) to logic 1. Besides the power cycling, device can also be configured as FULLRUN, by setting SLEEP\_DUR=0000b. In this setting, no sleep state in the active mode, and device consumes most power, deliver the data most frequently.

#### 6.2.2 **M**d

In standby mode, most of the blocks are off, while device is ready for access through  $I^2C$ . Standby mode is the default mode after power on or soft reset. Device can enter into this mode by set the soft reset register (0x36) to 0xB6 or set the MODE\_BIT (0x11<7>) to logic 0.

Besides the above two modes, the device also contains NVM loading state. This state is used to reset the value of the NVM related image registers. There are two bits related to this state. When NVM\_LOAD (0x33<3>) is set to 1, NVM loading starts. When the device is in NVM loading state, NVM\_RDY (0x33<2>) is set to logic 0 by device. After NVM loading is finished, NVM\_RDY (0x33<2>) is set back to logic 1 by device, and NVM\_LOAD is reset to 0

The information contained herein is the exclusive property of QST, and shall not be distributed,	13/34	
reproduced, or disclosed in whole or in part without prior written permission of QST.	15/34	



### 7 Fteph

ASIC support interrupts, such as POL\_INT, FOB\_INT, STEP\_INT, TAP\_INT, LOW-G, HIGH-G, DRDY\_INT, and FIFO\_INT.

### 7.1 POL<u>INT</u>

The POL\_INT stands for Portrait or Landscape interrupt. It responds to the device in portrait direction or landscape direction. It includes 4 different event types, left, right, up and down events. The different type event stored and can be read from register ORIENT (0x0D<2:0>).

POLA(0@D<2:0>)	Lte	<u>B</u>	Dov	þ	ten .
000	0	0	0	0	unknown
001	1	0	0	0	Left/Landscape
010	0	1	0	0	Right/Landscape
101	0	0	1	0	Down/portrait
110	0	0	0	1	Up/portrait

All different events can be detected by comparing the threshold set by register UD\_X\_TH(0x2D),RL\_Y\_TH(0x2F) with the sensor data , also have dependency on comparing result between the Z sensor readings and the register UD\_Z\_TH(0x2C) and RL\_Z\_TH(0x2E). Hysteresis can be introduced to the angle by decreasing a small offset for the threshold registers. All angle data inside the Hysteresis area will be regarded as unknown status in the orient status register (0x0D<2:0>).

Below Table shows the condition four kinds of orient events generation, the default threshold for X, Y is set to 40 degrees

Eta	X		Y		Z
þ	X >UD_X_TH	X <0			Z  <ud_z_th< th=""></ud_z_th<>
Døv	X >UD_X_TH	X >0			Z  <ud_z_th< th=""></ud_z_th<>
<u>B</u>			Y >RL_Y_TH	Y <0	Z  <rl_z_th< th=""></rl_z_th<>
Lŧ			Y >RL_Y_TH	Y >0	Z  <rl_z_th< th=""></rl_z_th<>

For the registers settings, all the orient events threshold 1 LSB bit stand for 3.9mg. For Z axis, it is 8-bit signed 2's complement number ranged from 0.3g to 1.29g, default value 0 as stands for 0.8g. X, Y axis are unsigned data, default value A4 stands for 640mg which angel be regards as 40 degree ,there will be around 10 degree dead band left. The degree value for event can be calculated by the equal asin(0.0039\*UD\_X\_TH) or asin(0.0039\*RL\_Y\_TH).

The related interrupt status bit is ORIENT\_INT (0x0A<6>). When the POL status changes the value of ORIENT\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. ORIENT\_EN (0x16<6>) is the enable bit for the POL\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_ORIENT (0x19<6>) or INT2\_ORIENT (0x1B<6>) to logic 1, to map the internal interrupt to the interrupt PINs.

### 7.2 FOB<u>IN</u>T

The Front/back event can be detected by comparing Z axis data with a low g value, ranged from 0.1g to 0.6g, which is defined by  $FB_Z_TH(0x30<6:0>)$ . The comparing condition shows below:

The information contained herein is the exclusive property of QST, and shall not be distributed,	14 / 34
reproduced, or disclosed in whole or in part without prior written permission of QST.	14/34



Eta	Х	Y	Z
Front			Z >FB_TH Z>0
Back			Z >FB_TH Z<0

The 2 different type events are stored and can be read from register ORIENT (0x0D<4:3>)

FOB(0@D<4:3>)	13
00	unknown
01	Front
10	Back
11	Reserved

Angle between the Z-axis and g can have the relationship:

Acc\_Z=1g \* cos(theta).


Each threshold will introduce a dark area, which the Front/Back status cannot be recognized, the dark area angel is +/- (90-theta).

When the threshold register value is 0x00, the default value stands for 0.1g, and 1 LSB is 3.91mg. The minimum angel between sensor and g direction should be 84 degree, so the dark area should be +/-6 degree. When the value is 0x7F, the dark area should be +/-37 degree.

The related interrupt status bit is FOB\_INT (0x0A<7>). When the FOB status changed, the value of FOB\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. FOB\_EN (0x16<7>) is the enable bit for the FOB\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_FOB (0x19<7>) or INT2\_FOB (0x1B<7>) to logic 1, to map the internal interrupt to the interrupt PINs.

### 7.3 16 P/16 P(ITNT

The STEP/STEP\_QUIT detect that the user is entering/exiting step mode. When the user enter into step mode, at least one axis sensor data will vary periodically, by numbering the variation periods the step counter can be calculated.




#### Figl 0. 16P/16PLOT

Median data (max+min) /2 is called dynamic threshold, the max and min data can be updated by certainly samples, the sample number can be set by register STEP\_SAMPLE\_CNT (0x12<4:0>). When the sensor data decreasing (or increasing) through the dynamic threshold, a user run step is detected.

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	15 / 34
--	---------



The information contained herein is the exclusiv



#### Figi 1. jõppel

The parameters TAP\_SHOCK (0x2A<6>) and TAP\_QUIET (0x2A<7>) are affected in both single tap and double tap detection, while TAP\_DUR (0x2A<2:0>) is affected in double tap detection only. Within the duration of TAP\_SHOCK, any slope exceeding TAP\_TH (0x2B<4:0>) after the first event will be ignored. Contrary to this, within duration of TAP\_QUIET, no slope exceeding TAP\_TH must occur; otherwise the first event will be cancelled. A single tap interrupt is generated after the combined duration of TAP\_SHOCK and TAP\_QUIET. The interrupt is cleared after a delay of 12.5ms.

A double tap interrupt is generated if an event fulfilling the conditions for a single tap occurs within the duration defined by TAP\_DUR after the completion of the first tap event. The interrupt is cleared after a delay of 12.5ms. For each of parameter TAP\_SHOCK and TAP\_QUIET two values are selectable. By writing '0' ('1') to bit TAP\_SHOCK, the duration of TAP\_SHOCK is set to 50ms (75ms). By writing '0' ('1') to bit TAP\_QUIET, the duration of TAP\_QUIET is set to 30ms (20ms).

The duration of TAP\_DUR can be set by TAP\_DUR bits:

TAP_DUR	Duration of TAP_DUR
000	50ms
001	100ms
010	150ms
011	200ms
100	250ms
101	375ms
110	500ms
111	700ms

The axis which triggered the interrupt is indicated by bits TAP\_FIRST\_X (0x0C<4>), TAP\_FIRST\_Y (0x0C<5>), and HIGH\_FIRST\_Z (0x0C<6>). The bit corresponding to the triggering axis contains a '1' while the other bits hold a '0'. These bits hold until new interrupt is triggered.

The sign of the triggering acceleration is stored in bit TAP\_SIGN (0x0C<7>). If the (0x0C) HIGH\_SIGN = '0' ('1'), the sign is positive (negative). This bit holds until a new interrupt is triggered.

The information contained herein is the exclusive property of QST, and shall not be distributed,	17 / 34	
reproduced, or disclosed in whole or in part without prior written permission of QST.	17/34	



### 7.5 LOWGINT

The low-g interrupt is based on the comparison of acceleration data against a low-g threshold for the detection of free-fall.

The low-g interrupt is enabled (disabled) by writing logic '1' ('0') to bits LOW\_EN (0x17<3>). There are two modes available, 'single' mode and 'sum' mode. In 'single' mode, the acceleration of each axis is compared with the threshold; in 'sum' mode, the sum of absolute value of all accelerations  $acc_x + acc_y + acc_z$  is compared with the threshold. The mode is selected by the contents of the LOW\_MODE bit (0x24<2>): '0' means 'single' mode, '1' means 'sum' mode.

The low-g threshold is set through the LOW\_TH (0x23<7:0>) register. 1 LSB of LOW\_TH always corresponds to an acceleration of 7.8mg (increment is independent from g-range setting).

A hysteresis can be set with the LOW\_HYST bits (0x24<1:0>). 1 LSB of LOW\_HYST always corresponds to an acceleration of 125mg (as well, increment is independent from g-range setting).

The low-g interrupt is generated if the absolute values of the acceleration of all axes ('and' relation, in case of 'single' mode) or their sum (in case of 'sum' mode) are lower than the threshold for at least the time defined by the LOW\_DUR (0x22<7:0>) register. The interrupt is reset if the absolute value of the acceleration of at least one axis ('or' relation, in case of 'single' mode) or the sum of absolute values (in case of 'sum' mode) is higher than the threshold plus the hysteresis for at least one data acquisition. The relation between the content of LOW\_DUR and the actual delay of the interrupt generation is delay = [LOW\_DUR+1]\*2ms. The interrupt status is stored in bit LOW\_INT (0x0B<3>).

### 7.6 HIGH-GINT

The high-g interrupt is based on the comparison of acceleration data against a high-g threshold for the detection of shock or other high-acceleration events.

The high-g interrupt is enabled (disabled) per axis by writing logic '1' ('0') to bits HIGH\_EN\_X (0x17<0>), HIGH\_EN\_Y (0x17<1>), and HIGH\_EN\_Z (0x17<2>), respectively. The high-g threshold is set through the HIGH\_TH (0x26<7:0>) register. The meaning of an LSB of HIGH\_TH depends on the selected g-range: it corresponds to 7.8mg in 2g-range (15.6mg in 4g-range, 31.2mg in 8g-range).

A hysteresis can be set with the HIGH\_HYST bits (0x24<7:6>). Analogously to the HIGH\_TH, the meaning of an LSB of HIGH\_HYST depends on the selected g-range: it corresponds to 125mg in 2g-range (250mg in 4g-range, 500mg in 8g-range).

The high-g interrupt is generated if the absolute value of the acceleration data of at least one of the enabled axes ('or' relation) is higher than the threshold for at least the time defined by the HIGH\_DUR register (0x25<7:0>). The interrupt is reset if the absolute value of the acceleration of all enabled axes ('and' relation) is lower than the threshold minus the hysteresis. The relation between the content of HIGH\_DUR and the actual delay of the interrupt generation is delay = [HIGH\_DUR+1]\*2ms.

The interrupt status is stored in bit HIGH\_INT (0x0B<2>). The axis which triggered the interrupt is indicated by bits HIGH\_FIRST\_X (0x0C<0>), HIGH\_FIRST\_Y (0x0C<1>), and HIGH\_FIRST\_Z (0x0C<2>). The bit corresponding to the triggering axis contains a '1' while the other bits hold a '0'. These bits hold until new interrupt is triggered. The sign of the triggering acceleration is stored in bit HIGH\_SIGN (0x0C<3>). If the (0x0C) HIGH\_SIGN = '0' ('1'), the sign is positive (negative). This bit holds until new interrupt is triggered.

### 7.7 DRMT

The width of the acceleration data is 10 bits, in two's complement representation. The data of each axis is split into 2 parts, the MSB part (one byte contains bit 9 to bit 2) and the LSB part (one byte contains bit 1 to bit 0). Reading data should start with LSB part. When user is reading the LSB byte of data, to ensure the integrity of the acceleration data, the content of MSB can be locked, by setting SHADOW\_DIS (0x21<6>) to logic 0. This lock function can be disabled by setting SHADOW\_DIS to logic 1. Without lock, the MSB and LSB content will be

The information contained herein is the exclusive property of QST, and shall not be distributed,	18/34	
reproduced, or disclosed in whole or in part without prior written permission of QST.	10/34	



Also, the user should note that even with SHADOW\_DIS=0, the data of 3 axes are not guaranteed from the same time point. If the user need all of the 3 axes data from the same time point, please use FIFO. For detailed information, the user can refer to 6.8.

If SLEEP\_DUR is set to be 0000, then the data can be filtered by low-pass filter, with bandwidth is set by BW (0x10<4:0>). If SLEEP\_DUR is set to be other values, the data also can be averaged in different way (set by BW). In any conditions, the data stored in data registers are offset-compensated.

The device supports four different acceleration measurement ranges. The range is setting through RANGE (0x0F<3:0>), and the details as following:

RANGE	Acceleration range	Resolution
0001	2g	3.9mg/LSB
0010	4g	7.8mg/LSB
0100	8g	15.6mg/LSB
Others	2g	3.9mg/LSB

The interrupt for the new data serves for the synchronous data reading for the host. It is generated after storing a new value of z-axis acceleration data into data register. This interrupt will be cleared automatically when the next data conversion cycle starts, when SLEEP\_DUR is not set to 0000b. When device is in full run (SLEEP\_DUR=0000), the interrupt will be effective about 128us, and automatically cleared. The interrupt mode for the new data is fixed to be non-latched.

### 7.8 FIFO<u>IN</u>T

The device has integrated FIFO memory, capable of storing up to 32 frames, with each frame contains three 10 bits words, for acceleration data of x, y, and z axis. All of the 3 axes' acceleration is sampled at same point in time line.

The FIFO can be configured as three modes, FIFO mode, STREAM mode, and BYPASS mode. FIFO mode.

In FIFO mode, the acceleration data of selected axes are stored in the buffer memory. If enabled, a watermark interrupt can be triggered when the buffer filled up to the defined level. The buffer will continuously be filled until the fill level reaches to 32. When the buffer is full, data collection stops, and the new data will be ignored. Also, FIFO\_FULL interrupt will be triggered when enabled.

STREAM mode

In STREAM mode, the acceleration data of selected axes will be stored into the buffer until the buffer is full. The buffer's depth is 31 now. When the buffer is full, data collection continues, and the oldest data is discarded. If enabled, a watermark interrupt will be triggered when the fill level reached to the defined level. Also, when buffer is full, FIFO\_FULL interrupt will be triggered if enabled. If any old data is discarded, the FIFO\_OR (0x0E<7>) will be set to be logic 1.

BYPASS mode

In BYPASS mode, only the current acceleration data of selected axes can be read out from the FIFO. The FIFO acts like the STREAM mode with a depth of 1. Compare to reading directly from data register, this mode has the advantage of ensuring the package of xyz data are from same point of time line. The data registers are updated sequentially and have chance for the xyz data sampled in different time. Also, if any old data is discarded, the FIFO\_OR will be set to be logic 1, similar as that in stream mode.

The FIFO mode can be configured by setting FIFO\_MODE (0x3E<7:6>).

FIFO_MODE	Mode
00	BYPASS
01	FIFO
10	STREAM
11	FIFO



### QMA6981 Datasheet

User can select the acceleration data of which axes to be stored in the FIFO. This configuration can be done by setting FIFO\_CH (0x3E<1:0>), where '00b' for x-, y-, and z-axis, '01b' for x-axis only, '10b' for y-axis only, '11b' for z-axis only.

If all the 3 axes data are selected, the format of data read from 0x3F is as follows

XLSB	XMSB	YLSB	YMSB	ZLSB	ZMSB

These comprise one frame

If only one axis is enabled, the format of data read from 0x3F is as follows

YLSB YMSB
-----------

These comprise one frame

If the frame is not read completely, the remaining parts of the frame will be discarded. If the FIFO is read beyond the FIFO fill level, all zeroes will be read out.

FIFO\_FRAME\_COUNTER (0x0E<6:0>) reflects the current fill level of the buffer. If additional data frames are written into the buffer when the FIFO is full (in Stream mode or Bypass mode), then, FIFO\_OR (0x0E<7>) is set to 1. This FIFO\_OR can be considered as flag of discarding old data.

When a write access to one of the FIFO configuration registers (0x3E) or (0x31) occurs, the FIFO buffer will be cleared, the FIFO fill level indication register FIFO\_FRAME\_COUNTER (0x0E<6:0>) will be cleared, and the FIFO\_OR (0x0E<7>) will be cleared.

As mentioned, FIFO controller contains two interrupts, FIFO\_FULL interrupt, and watermark interrupt. These two interrupts are functional in all the FIFO operating modes.

The watermark interrupt is triggered when the fill level of buffer reached to the level that is defined by register FIFO\_WM\_TRIGGER (0x31<5:0>), if the interrupt is enabled by setting INT\_FWM\_EN (0x17<6>) to logic 1 and INT1\_FWM (0x1A<1>) or INT2\_FWM (0x1A<6>) is set.

The FIFO\_FULL interrupt is triggered when the buffer has been fully filled. In FIFO mode( filled.0a).ooawill4(llow)14.36 0 T As (FI)-5.O -1.1beta er ol9(Rtr 0 toRtr 0 T2(t



In latched mode, the clearings of the interrupt status and selected pin are determined by INT\_RD\_CLR (0x21<7>). If INT\_RD\_CLR=0, read operation to the INT\_STAT will clear the interrupt and the selected pin. If INT\_RD\_CLR=1, any read operation to the device will clear the interrupt and the selected pin.

If the condition for trigging the interrupt still holds, the interrupt status will be set again with the next change of the data registers.

Mapping the interrupt pins can be set by INT\_MAP (0x19~0x1B).

The electrical interrupt pins can be set in INT\_PIN\_CONF (0x20<3:0>). The active logic level can be set to 1 or 0, and the interrupt pin can be set to open-drain or push-pull.

If the interrupt mode is configured as latched mode, the interrupt can also be cleared by  $I^2C$  reading any of the interrupt status register (0x09 ~ 0x0c).



## 8 I<sup>2</sup>C COMMNICATON PROCOL

## 8.1 I<sup>2</sup>C **j**

Table 9 and Figure 12 describe the  $I^2C$  communication protocol times

### BD. I <sup>2</sup>C≣n

Dha	<b>B</b> .	<b>CH</b>	Min	Ľ.
<b>FG</b> I	9		IVIII	

The information contained herein is the exclusive property of QST, and shall not be distributed,	
reproduced, or disclosed in whole or in part without prior written permission of QST.	



NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

#### 8.2.3 I<sup>2</sup>C ₩

I<sup>2</sup>C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

#### ■1. I <sup>2</sup>C ₩


<i>(</i> 0	Slave Address	R		Register A			Data		
STAR	0 0 1 0 0 1 0	0	SAC	(0x1) 0 0 0 1	SAC	(  1 0 0	0x80) 0 0 0 0 0	SAC	STOP
Ĥ					^				U

#### 8.2.4 I<sup>2</sup>C **R**

 $I^2C$  write sequence consists of a one-byte  $I^2C$  write phase followed by the  $I^2C$  read phase. A start condition must be generated between two phase. The  $I^2C$  write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified in the current  $l^2C$  write command.

#### 



The information contained herein is the exclusive property of QST, and shall not be distributed,	23/34
reproduced, or disclosed in whole or in part without prior written permission of QST.	23/34



### QMA6981 Datasheet

### 8813.∰Мра

			-	-	-		-			
										(
										-
							r			-
			-	-						
										r
										r
										1
<u> </u>									-	
$\vdash$				I						┢──
<u> </u>		1	1			1				-
										-
										[
					•					
										-
										-
										<u> </u>
								•		<u> </u>
		1	1		1					

The information contained herein is the exclusive property of QST, and shall not be distributed,	24/34
reproduced, or disclosed in whole or in part without prior written permission of QST.	24/34



### 9.2 **B**DE

Bit7	r 0x00 (CHIP I Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default			
Device ID									0xBX			
Device ID RW 0xBX This register is used to identify the device												
i nis red												
This reg			ievice									
Ū	r $0x01 \sim 0x02$	2	IEVICE									

The information contained herein is the exclusive property of QST, and shall not be distributed,	
reproduced, or disclosed in whole or in part without prior written permission of QST.	



FIFO_WM_INT:	1, FIFO watermark interrupt active 0, FIFO watermark interrupt inactive
FIFO_FULL_INT:	1, FIFO full interrupt active 0, FIFO full interrupt inactive
DATA_INT:	1, data ready interrupt active
LOW INT:	0, data ready interrupt inactive 1, low-g interrupt active
-	0, low-g interrupt inactive
HIGH_INT:	1, high-g interrupt active 0, high-g interrupt inactive

#### Register 0x0c (INT\_STAT2)

rtegiotor ex		(12)											
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default				
TAP_SIG	TAP_FIR	TAP_FIR	TAP_FIR	HIGH_SI	HIGH_FI	HIGH_FI	HIGH_FI	R	0x00				
Ν	ST_Z	ST_Y	ST_X	GN	RST_Z	RST_Y	RST_X						
TAP_SIGN:		1, sign of tap tr	iggering is ne	gative									
		0, sign of tap tri	iggering signa	al is positive									
TAP_FIRST	_Z:	1, tap interrupt is triggered by Z axis											
		0, tap interrupt	is not triggere	ed by Z axis									
TAP_FIRST	_Y:	1, tap interrupt is triggered by Y axis											
		0, tap interrupt is not triggered by Y axis											
TAP_FIRST	_	1, tap interrupt											
		0, tap interrupt											
HIGH_SIGN		1, sign of high-											
		0, sign of high-g triggering signal is positive											
HIGH_FIRS		1, high-g interrupt is triggered by Z axis											
		0, high-g interrupt is not triggered by Z axis											
HIGH_FIRS		1, high-g interru											
		0, high-g interru			is								
HIGH_FIRS		1, high-g interru											
		0, high-g interru	upt is not trigg	ered by X ax	is								

#### Register 0x0d (INT\_STAT3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_CN			FOB<1:0>		ORIENT<2:	0>		R	0x00
T_OVFL									
		4		-1					
STEP_CNT	_OVFL:	1, step counter							
		0, step counter	IS NOT OVER-IN	owed					
FOB<1:0>:		00, device is in	unknown orie	entation					
		01, device is in							
		10, device is in	back orientat	tion					
		11, reserved							
ORIENT<2:	0>:	000, device is i							
		001, device is i							
		010, device is i	n right orienta	ation					
		011, reserved 100, reserved							
		101, device is i	n down orient	tation					
		110, device is i							
		111, reserved	in up onomail						
		,							

Register 0x0	De (FIFO_ST	ATE)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO_OR	FIFO_FRAME_COUNT<6:0> R 0x00								
FIFO_OR:	1	, FIFO ove	r run occurred						

0, FIFO over run not occurred

FIFO\_FRAME\_COUNT<6:0>:

Fill level of FIFO buffer. An empty FIFO corresponds to 0x00. The frame counter can be cleared by reading out all of the frames, or by writing register 0x3e (FIFO\_CFG1) or 0x31.

Register 0x0	of (RANGE)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
				RANGE<3:0	)>		RW	0x00	
RANGE<3:0>: set the full scale of the accelerometer. Setting as following									

The information contained herein is the exclusive property of QST, and shall not be distributed,	26/34
reproduced, or disclosed in whole or in part without prior written permission of QST.	20/34



#### Register 0x10 (BW)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
		ODRH	BW<4:0>					RW	0x00	
ODRH:	1	, higher outpu	tput data rate, ODR = 4*F_BW							
	0	0, lower output data rate, ODR = $2*F_BW$								
BW<4:0>:	b	andwidth setti	ng, as followir	ng						

Register 0x11 (POWER)	
-----------------------	--

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
MODE_BI	RESV	PRESET<1	:0>	SLEEP_DU	R<3:0>			RW	0x00
Т									
MODE_BIT	: 1	, set device in	to active mod	e					
	0	, set device in	to standby mo	ode					

RESV: User should set this bit to 1. P<4:0>:1(p)- mW4(1oul)2P<EW)



The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part



### QMA6981 Datasheet

Bit7 E	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default			
INT1_FO I	INT1_ORI	INT1_S_T	INT1_D_T	INT1_ST	INT1_ST	INT1_ST		RW	0x00			
BE	ENT	AP	AP	EP	EP_QUIT	EP_UNSI						
						MILAR						
INT1_FOB:												
	0,	0, not map FOB interrupt to INT1 pin										
INT1_ORIENT	T: 1,	1, map ORIENT interrupt to INT1 pin										
	0, not map ORIENT interrupt to INT1 pin											
INT1_S_TAP:	1,	map single ta	ap interrupt to	INT1 pin								
	0,	not map sing	le tap interrup	ot to INT1 pin								
INT1_D_TAP:	: 1,	map double t	ap interrupt to	o INT1 pin								
	,	not map doul										
INT1_STEP:	,	map step val		•								
	,	not map step	valid interru	upt to INT1 pir	ו							
INT1_STEP_C	,	map step qui										
	,	not map step	quit interrupt	to INT1 pin								
INT1_STEP_L												
	1,	map step uns	similar interru	ot to INT1 pin								

1, map step unsimilar interrupt to INT1 pin 0, not map step unsimilar interrupt to INT1 pin

#### Register 0x1a (INT\_MAP1)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	INT1_FW	INT1_FF	INT1_DA	INT1_LO	INT1_HIG			RW	0x00
	Μ	ULL	TA	W	Hs				

INT1_FWM:	1, map FIFO watermark interrupt to INT1 pin
	0, not map FIFO watermark interrupt to INT1 pin
INT1_FFULL:	1, map FIFO full interrupt to INT1 pin
	0, not map FIFO full interrupt to INT1 pin
INT1_DATA:	1, map data ready interrupt to INT1 pin
	0, not map data ready interrupt to INT1 pin
INT1_LOW:	1, map low-g interrupt to INT1 pin
	0, not map low-g interrupt to INT1 pin
INT1_HIGH:	1, map high-g interrupt to INT1 pin
	0, not map high-g interrupt to INT1 pin

#### Register 0x1B (INT\_MAP2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT2_FOB	INT2_	INT2_S	INT2_D_	INT2_	INT2_STEP	INT2_STEP_		RW	0x00
	ORIENT	_TAP	TAP	STEP	_QUIT	UNSIMILAR			
INT2_FOB:			errupt to INT2						
	0, n	ot map FOE	3 interrupt to I	NT2 pin					
INT2_ORIEN1	⊺: 1,mr	ap ORIEN	F interrupt to I	NT2 pin					
	0, n	ot map ORI	ENT interrupt	to INT2 pin					
INT2_S_TAP:	1, m	ap single ta	ap interrupt to	INT2 pin					
	0, n	ot map sing	le tap interrup	ot to INT2 pin					
INT2_D_TAP:	1, m	ap double t	ap interrupt to	o INT2 pin					
	0, n	ot map dou	ble tap interru	pt to INT2 pin					
INT2_STEP:	1, m	ap step val	d interrupt to	INT2 pin					
	0, n	ot map step	valid interrup	ot to INT2 pin					
INT2_STEP_C	QUIT: 1, m	ap step qui	t interrupt to I	NT2 pin					
	0, n	ot map step	quit interrupt	to INT2 pin					
INT2_STEP_U	JNSIMILAR:								
	1, m	ap step un	similar interru	pt to INT2 pin					
	0, n	ot map step	unsimilar inte	errupt to INT2	pin				

#### Register 0x1c (INT\_MAP3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
	INT2_FW	INT2_FUL	INT2_DA	INT1_ST	INT2_LO	INT2_HIG		RW	0x00	
	Μ	L	TA	EP	W	Н				
INT2_FWN	l: 1	, map FIFO wa	atermark inter	rupt to INT2 p	bin					
0, not map FIFO watermark interrupt to INT2 pin										
INT2_FULL	.: 1	, map FIFO fu	II interrupt to I	NT2 pin						
	0	, not map FIF	D full interrupt	to INT2 pin						
INT2_DATA	A: 1	, map data rea	ady interrupt to	o INT2 pin						
0, not map data ready interrupt to INT2 pin										
INT2 LOW	: 1	, map low-g in	terrupt to INT	2 pin						

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	29 / 34
--	---------



### QMA6981 Datasheet

#### INT2\_HIGH:

0, not map low-g interrupt to INT2 pin 1, map high-g interrupt to INT2 pin

0, not map high-g interrupt to INT2 pin

Register 0x20 (INTPIN CEG)

Register 0x	20 (111111110_0	/ O)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
				INT2_OD	INT2_LVL	INT1_OD	INT1_LVL	RW	0x05	
INT2_OD:	_OD: 1, open-drain for INT2 pin									
	0	, push-pull for	INT2 pin							
INT2_LVL:	1	, logic high as	active level for	or INT2 pin						
	0, logic low as active level for INT2 pin									
INT1_OD:	1	, open-drain fo	or INT1 pin							

	o, push-puli ior intri pin
INT1_LVL:	1, logic high as active level for INT1

1 pin 0, logic low as active level for INT1 pin

#### Register 0x21 (INT\_CFG)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
INT_RD_	SHADOW	INT_PUL					LATCH_I	RW	0x00	
CLR	_DIS	SE					NT			
INT_RD_CL	.R: 1,	clear all the i	nterrupts in la	tched-mode,	when any rea	d operation to	this device			
	0,	clear all the i	nterrupts, only	/ when read th	ne register IN	T_STAT (0x0/	A~0x0B), no n	natter the inte	rrupts in latch	ed-mode, or in
	no	on-latched-mc	de		-					
SHADOW_[	DIS: 1,	disable the s	hadowing fun	ction for the a	cceleration da	ata				
	0,	enable the sh	nadowing fund	ction for the ad	celeration da	ta. When sha	dowing is ena	bled, the MSE	3 of the accele	eration data is
			۰							

locked, when corresponding LSB of the data is reading. This can ensure the integrity of the acceleration data during the reading. The MSB will be unlocked when the MSB is read.

- 1, data ready interrupt is kept until next conversion starts, in power cycling 0, pulse of data ready interrupt is fixed to be 128us INT\_PULSE:
- LATCH\_INT:
  - 1, interrupt is in latch mode
    - 0, interrupt is in non-latch mode

#### Register 0x22 (LOW HIGH G 0)

Register 0x22 (LOW_	/							
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
.OW_DUR<7:0>							RW	0x09
.OW_DUR<7:0>:	low-g int	errupt trigge	ered delay, the	e actual time is (	LOW_DUF	R<7:0>+1)*2m	s; the default	delay time is 2
Register 0x23 (LOW_		1			0			
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
_OW_TH<7:0>							RW	0x30
OW_TH<7:0>: Register 0x24 (LOW_	Ū	enupt tilles	noid, the actu	al g value is (LO	₩V_I⊓<7.0	<i>)&gt;) 1</i> .omg, me	e derauit value	is srong
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_HYST<1:0>				LOW_MO DE	LOW_H	YST<1:0>	RW	0x81
HIGH_HYST<1:0>: .OW_MODE: .OW_HYST<1:0>:	(4g range),(Hl low-g interrupt 1: sum mode 0: single-axis r	GH_HYST< mode mode,	1:0>)*500mg(	I g value is (HIG 8g range) g value is (LOW		,		
Register 0x25 (LOW_			- Dire	Dito	514	5:0		
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_DUR<7:0>							RW	0x0F
HGH_DUR<7:0>: Register 0x26 (LOW	0 0 1	t triggered o	lelay, the actu	al time is (HIGF	I_DUR<7:(	)>+1)*2ms; th	e default del	ay time is 32ms
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_TH<7:0>			•	•		•	RW	0xC0
	high-g in	terrupt three	shold, the actu	ual g value is (H	GH TH<7	:0>)*7.8mg(2g	g range), (HIG	H TH<7:0>)*1

RW 0xC0 high-g interrupt threshold, the actual g value is (HIGH\_TH<7:0>)\*7.8mg(2g range), (HIGH\_TH<7:0>)\*15.6mg(4g range), (HIGH\_TH<7:0>)\*31.2mg(8g range)

The information contained herein is the exclusive property of QST, and shall not be distributed,	30/34
reproduced, or disclosed in whole or in part without prior written permission of QST.	30734



Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
DS_CUST								RW	0x00	
			offset calibrat ng in 8g range		or user, the L	SB depends o	on full-scale of	the device w	hich is 3.9mg in 2g rar	ıge, 7.
Register 0	x28 (OS_CU	ST_Y)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
OS_CUST	_Y<7:0>							RW	0x00	
Reaister 0	x29 (OS_CU	4g range, 1	5.6mg in 8g r						hich is 3.9mg in 2g rar	-
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
OS_CUST		2		2	2.12		2.10	RW	0x00	
Bit7	x2a (TAP_CC Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
TAP_QUI	TAP_SH				TAP_DU	IR-2:0>		RW	0x04	
						11(12.02			0/10 1	
ET TAP_QUIE	OCK T:		ne, 1: 30ms, 0							
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock til the time win TAP_D	me, 1: 50ms,		nt for double t					
ET	OCK T: CK:	tap shock til the time win TAP_D 000	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms					
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock til the time win TAP_D 000 001	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms 100ms					
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock til the time win TAP_D 000	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms 100ms 150ms					
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock til the time win TAP_D 000 001 010	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms 100ms					
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock tii the time win TAP_C 000 001 010 010 011	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms 100ms 150ms 200ms					
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock tii the time win TAP_D 000 001 010 011 100 101 110	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms 100ms 150ms 200ms 250ms 375ms 500ms					
<u>et</u> Tap_quie Tap_sho	OCK T: CK:	tap shock tii the time win TAP_D 000 001 010 011 100 101 110	me, 1: 50ms, dow of the se	0: 75ms econd tap ever	nt for double t TAP_DUR 50ms 100ms 150ms 200ms 250ms 375ms 500ms					
ET TAP_QUIE TAP_SHO TAP_DUR	OCK ET: CK: <2:0>: x2b (TAP_CC	tap shock tii the time win TAP_C 000 001 010 011 100 101 110 111 20NF1)	me, 1: 50ms, adow of the se DUR<2:0>	0: 75ms cond tap ever Duration of	nt for double t TAP_DUR 50ms 100ms 250ms 250ms 375ms 500ms 700ms		Bit0			
ET TAP_QUIE TAP_SHO TAP_DUR	OCK T: CK: <2:0>:	tap shock tii the time win TAP_C 000 001 010 011 100 101 110 111	me, 1: 50ms, adow of the se pUR<2:0>	0: 75ms cond tap ever Duration of 	nt for double t TAP_DUR 50ms 100ms 150ms 200ms 250ms 375ms 500ms		Bit0	R/W	Default	
ET TAP_QUIE TAP_SHO TAP_DUR Bit7 TAP_TH<4	OCK T: CK: <2:0>: x2b (TAP_CC Bit6 4:0>:	tap shock tii the time win <u>TAP_E</u> 000 001 010 011 100 111 101 111 DNF1) Bit5 threshold of TAP_TH<4:	me, 1: 50ms, idow of the se pUR<2:0> Bit4 TAP_TH	0: 75ms cond tap ever Duration of Bit3 k4:0> e tap interrupt,	nt for double t TAP_DUR 50ms 100ms 200ms 250ms 375ms 500ms 700ms Bit2	Bit1		R/W RW		ng(4g
ET TAP_QUIE TAP_SHO TAP_DUR Bit7 TAP_TH<4	OCK T: CK: <2:0>: x2b (TAP_CC Bit6 4:0>:	tap shock tii the time win <u>TAP_E</u> 000 001 010 011 100 111 101 111 DNF1) Bit5 threshold of TAP_TH<4:	Bit4 Bit4 TAP_TH single/double	0: 75ms cond tap ever Duration of Bit3 k4:0> e tap interrupt,	nt for double t TAP_DUR 50ms 100ms 200ms 250ms 375ms 500ms 700ms Bit2	Bit1		R/W RW	Default 0x00	ng(4g

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	31 / 34
--	---------

1



QMA6981



Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO_MOD	E<1:0>					FIFO_CH<1	:0>	RW	0x00
FIFO_MOD	E<1:0>: F	IFO_MODE d	efines FIFO m	node of the de	vice. Settings	as following			

FIFO\_MODE<1:0> Mode

FIFO\_CH<1:0>:

l

FIFO\_CH defines which channel data be stored in FIFO buffer. Setting as following 11, only z axis data be stored in FIFO buffer

10, only y axis data be stored in FIFO buffer 01, only x axis data be stored in FIFO buffer

00, all axes data be stored in FIFO buffer

#### Register 0x3f (FIFO\_DATA)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
1	FIFO_DATA	١							R	0x00
		_				<b>•</b> • • • •	1			

FIFO\_DATA: FIFO read out data. User can read out FIFO data through this register. Data format depends on the setting of FIFO\_CH (0x3e<1:0>).

When the FIFO data is the LSB part of acceleration data, and if FIFO is empty, then FIFO\_DATA<0> is 0. Otherwise if FIFO is not empty and the data is effective, FIFO\_DATA<0> is 1 when reading LSB of acceleration.



### ORDERING INFORMATION

OigNan		Pla	Plg
QMA6981-TR	-40 ~85	LGA-12	Tape and Reel: 5k pieces/reel

	Caution
	This part is sensitive to damage
	by electrostatic discharge. Use ESD
	Section and Line of the section of t
TONEESDS	WAT ADU CANP

### FIND OMOR

For more information on QST's Accelerometer Sensors contact us at 86-21-50497300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

ISO9001 : 2008

QST

First Floor, Building No.2,

Tel: 86-21-69517300

Chengbei Road 235, Shanghai

China Patents 201510000399.8, 201510000425.7, 201310426346.3, 201310426677.7, 201310426729.0, 201210585811.3 and 201210553014.7 apply to the technology described.



Document # 13-52-03 Rev C QST Corporation